

# BEST AVAILABLE COPY

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
8 August 2002 (08.08.2002)

PCT

(10) International Publication Number  
**WO 02/061815 A1**

(51) International Patent Classification<sup>7</sup>: H01L 21/20,  
33/00, 21/316, C23C 16/40

(74) Agent: MANITZ, FINSTERWALD & PARTNER  
GBR; Postfach 31 02 20, 80102 München (DE).

(21) International Application Number: PCT/EP02/00860

(81) Designated States (*national*): JP, KR, US.

(22) International Filing Date: 28 January 2002 (28.01.2002)

(84) Designated States (*regional*): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE, TR).

(25) Filing Language: English

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(26) Publication Language: English

(30) Priority Data:

101.04 193.4 31 January 2001 (31.01.2001) DE

(71) Applicant (*for all designated States except US*): MAX-PLANCK-GESELLSCHAFT ZUR FÖRDERUNG DER WISSENSCHAFTEN E.V. [DE/DE]; Hofgartenstrasse 8, 80539 München (DE).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.


(72) Inventor; and

(75) Inventor/Applicant (*for US only*): ZACHARIAS, Margit [DE/DE]; Hasenwinkel 4, 06118 Halle (DE).

(54) Title: A METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE COMPRISING CLUSTERS AND/OR NANOCRYSTALS OF SILICON AND A SEMICONDUCTOR STRUCTURE OF THIS KIND



**WO 02/061815 A1**



(57) Abstract: A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon is described which are present in distributed form in a matrix of a silicon compound. The method comprises the steps of depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm on a support and thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound. The claims also cover semiconductor structures having such distributed clusters or nanocrystals of silicon. The method described enables the economic production of high density arrays of silicon clusters or nanocrystals with a narrow size distribution.

**A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon and a semiconductor structure of this kind.**

The present invention relates to a method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form and a matrix of a silicon compound and to a semiconductor structure of this kind.

It is known that Si clusters or nanocrystals embedded in SiO<sub>2</sub> show a strong visible luminescence.

There is currently much interest in designing semiconductor structures based on silicon which are able to emit light and which are suitable for integration into optoelectronic circuits in chip form, for example in the form of lasers and high speed telecommunication devices, and for use in memories.

The November 23, 2000 issue of Nature, Volume 408 includes on pages 411 and 412 a general article by Leigh Canham giving a general overview of the concept of obtaining light from silicon with particular reference to silicon nanocrystals. The same edition of nature also contains, on pages 440 to 444 an article by L. Pavesi and colleagues entitled "Optical gain in silicon nanocrystals".

A general discussion of the physics of crystallisation of amorphous superlattices in the limit of ultra thin films with oxide interfaces is given in an article by M. Zacharias and P. Streitenberger in Physical Review B, Volume 62, No. 12 of September 15, 2000 on pages 8391 to 8396.

At this stage it should be explained that silicon nanocrystals are crystals of silicon with dimensions in the nm range. The nanocrystals contain relatively few silicon atoms and have properties which differ from those of larger silicon crystals. Accumulations of silicon atoms without crystallisation are sometimes also referred to as clusters.

To date there have been two principal proposals for the generation of such silicon clusters or nanocrystals. The first proposal is, e.g., described in the article by L. Pavesi et al described in the named issue of Nature. This article describes how silicon ions have been implanted by negative ion implantation techniques into ultra-pure quartz substrates or into thermally grown silicon dioxide layers on Si substrates followed by high temperature thermal annealing, for example at 1100°C for one hour. This heat treatment allows the implanted silicon atoms to move within the substrate and form Si clusters or nanocrystals during the high temperature thermal annealing. In the cited article by Pavesi et al, it is stated that the silicon nanocrystals embedded within silicon dioxide matrix are of the order of 3 nm in diameter in concentration of  $2 \times 10^{19} \text{ cm}^{-3}$ .

Although ion implantation can be used to produce silicon nanocrystals it has the significant disadvantage that large area ion implantation with a high Si ion dose is not regularly used in silicon electronic production sys-

tems and thus the need to use ion implantation is a substantial complication of the manufacturing process.

A second proposal for the manufacture of silicon nanocrystals is to be found in US-A-6,060,743. This US patent describes a variety of semiconductor structures all of which basically involve the deposition of a thin amorphous silicon layer on a silicon dioxide film. The amorphous silicon layer is for example just 1 nm thick. The thin silicon film is deposited at a relatively low temperature and is subsequently heated to about 800°C without being exposed to the atmosphere (in order to prevent oxidation). The heating caused an agglomeration phenomenon in the flat amorphous silicon layer formed on a silicon oxide film. As a result, the amorphous silicon layer is converted into independent crystals of about 10 nm in diameter at most and about 5 nm in height with a density of the silicon nanocrystals of  $3.5 \times 10^{11} \text{ cm}^{-3}$ . The silicon nanocrystals are formed on the silicon dioxide film of the silicon substrate. Thereafter a further silicon dioxide film is deposited over the substrate and the nanocrystals.

This method has the disadvantage that only a relatively small density of nanocrystals can be achieved and that the method can only be rationally be extended to the production of a few "layers" of nanocrystals because of the process that is used.

The object underlying the present invention is to provide a method for the manufacture of clusters and/or nanocrystals of silicon which enables a semiconductor structure having a high density of clusters and/or nanocrystals to be achieved with the clusters and/or nanocrystals having a narrow size distribution, i.e. a well defined average size and spacing, with the

method being fully compatible with existing silicon technology and being capable of being carried out economically on a large scale and on full size silicon wafers.

In order to satisfy this object there is provided, in accordance with the present invention a method of the initially named kind which is characterised by the steps of

- a) depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 2 nm and 7 nm on a support and
- b) thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound.

This method is best explained with reference to an example. First it is necessary to have available a suitable support substrate which can be a silicon wafer with a silicon dioxide film on one of its surfaces, or a quartz wafer, i.e. a wafer of silicon dioxide, or any other thermally stable support which is capable of withstanding the relatively high temperatures which are required for the thermal treatment, which typically lie in the range between 800 and 1100°C. A further example of such a support is sapphire. A layer of a thermally non-stable silicon compound, for example in the form of  $\text{SiO}_x$  with  $0 < x < 2$ , is then deposited as an amorphous layer onto the support and the thickness of the amorphous layer is controlled to lie in the range between 0.5 nm and 20 nm, with a layer thickness in a

range 1 nm to 10 nm being preferred and with the range between 1 nm and 7 nm being best suited for the realisation of the invention.

This thermally non-stable silicon compound layer is subjected to a thermal treatment, for example by heating it to a temperature above the crystallisation temperature of the thermally non-stable silicon compound layer or by subjecting the layer to so-called rapid thermal annealing in which it is rapidly heated up to a temperature around the crystallisation temperature or even below it then rapidly cooled down again, e.g. using the AST 10 RTP system of the Sterg group. Either of these techniques can be used to produce phase separation of the deposited thermally non-stable silicon compound layer. That is to say the oxygen atoms and silicon atoms in the layer rearrange themselves into clusters or nanocrystals of pure silicon and a matrix of stoichiometric silicon dioxide  $\text{SiO}_2$ . The thickness of the layer that is deposited defines the height of the nanocrystals that are formed, i.e. defines the upper limit for the height of the nanocrystals of silicon and also constrains the lateral dimensions of the nanocrystals. The proportion  $x$  of the thermally non-stable  $\text{SiO}_x$  determines the diameters or dimensions of the silicon nanocrystals and clusters in a direction parallel to the plane of the layer and the mean spacing between adjacent silicon clusters or nanocrystals. Thus the deposited layer of thermally non-stable silicon compound is rearranged by the thermal treatment into clusters or nanocrystals of silicon distributed in a matrix of silicon dioxide. The process can readily be controlled so that a high density of silicon clusters or nanocrystals is achieved in a narrow size distribution with such clusters or nanocrystals being separated from adjacent cluster or nanocrystals by relatively well defined amounts of thermally stable silicon dioxide.

Because the thermally non-stable layer is deposited onto, for example, silicon dioxide there is no tendency for the silicon nanocrystals to grow onto a pure silicon surface which might otherwise inhibit the formation of unit formally sized discrete silicon clusters or nanocrystals.

In accordance with a preferred embodiment of the invention the support is provided, at least at the interface to the deposited layer, with a layer of a thermally stable silicon compound or of at least one rare earth compound. The thermally stable compound can, for example, be silicon dioxide or silicon nitride and the rare earth compound could, for example, be erbium oxide. The presence of rare earth elements close to and adjacent to the clusters or crystals of silicon has been found to enhance the luminous emission of the rare earth element and in particular leads to enhanced radiation with a wavelength of 1.54  $\mu\text{m}$  (for erbium) which is a preferred wavelength for optoelectronic applications.

Although it is conceivable that a single thin layer containing distributed clusters and/or nanocrystals of silicon on a support may be sufficient for some purposes, it is considered preferable to deposit a further layer of thermally stable silicon compound or of at least one rare earth compound onto the thermally non-stable silicon compound layer prior to the thermal treatment to produce the clusters or nanocrystals. This leads to a high density array of silicon clusters or nanocrystals in a single plane with a density of typically  $1 \times 10^{13} \text{ cm}^{-2}$ .

In particular, it is possible to provide an alternating sequence of deposited layers of thermally non-stable and thermally stable silicon compounds, optionally with further intermediate layers. Using the invention, the entire

layer structure can be formed and only then subjected to the thermal treatment necessary to convert the thermally non-stable silicon compound into clusters and/or nanocrystals of silicon in a silicon dioxide matrix.

In this way a three-dimensional array of silicon clusters or microcrystals can be achieved with a density of e.g.  $2 \times 10^{19} \text{ cm}^{-3}$  in each relevant layer.

With such an alternating sequence of deposited layers, all layers of thermally non-stable silicon compound should have the same thickness in the range given above in order to ensure that silicon clusters and/or nanocrystals of the correct size are produced. The separating layers of thermally stable silicon compound can, however, be substantially thicker.

It is also possible to realise the alternate layers of thermally stable silicon compound with sizes in an nm range so that the alternating sequence is realised as a superlattice.

The alternating sequence of layers can be formed in at least one spatially bounded region of a structure, for example of a photonic or optical structure.

The possibility also exists of then removing the material surrounding the spatially bounded region, for example by etching, to form a free standing layer sequence which can be contracted at the free upper surface for incorporation into an optoelectronic circuit, with the other contact to the free standing layer sequence being realised, for example at the support or substrate.

With such layer sequences, one or more of the silicon compound layers can be doped with at least one element or compound of the group of rare earth elements, for example by implantation or during layer generation.

The mean size and the mean spacing of the clusters or of the nanocrystals can be set by the stoichiometry of the thermally non-stable compound, i.e. by the value selected for x. In addition, the mean size and mean spacing of the clusters or of the nanocrystals can be set by the temperature characteristic of the thermal treatment and also by the environmental conditions which are used, for example the gases that are used in the treatment chamber which can, for example, be forming gas, or oxygen, or argon. Alternatively, vacuum conditions can be used in the thermal treatment chamber which again can affect the mean size and spacing of the clusters and/or nanocrystals.

Further preferred embodiments of the method are set forth in the subordinate claims as are preferred embodiments of semiconductor structures formed using the method.

Whereas claims 18 to 30 are concerned with semiconductor structures in which the thermally non-stable semiconductor compound layers have been converted into clusters and/or nanocrystals of silicon distributed in a silicon dioxide matrix, claims 31 to 35 relate to the semiconductor structure prior to the thermal treatment to produce the clusters or nanocrystals of silicon since such semiconductor structures can form intermediate products which can be traded in their own right, in the same way as that semiconductor wafers, as intermediate products for the subsequent manufacture of electronic devices and circuits.

The invention will now be explained in more detail with reference to preferred embodiments and to the drawing in which are shown:

- Fig. 1 a schematic diagram to illustrate the formation of silicon clusters or nanocrystals using the method of the invention,
- Fig. 2 a schematic diagram showing the single layer array of silicon clusters or nanocrystals formed on a support,
- Fig. 3 a schematic diagram similar to Fig. 2, but showing an alternative form of the support,
- Fig. 4 a schematic diagram similar to Fig. 3, but showing the single layer array of silicon clusters or nanocrystals covered by a capping layer of a thermally stable silicon compound,
- Fig. 5 a schematic diagram showing a further development of the concept of Fig. 4 to produce multilayer arrays of silicon clusters or nanocrystals,
- Fig. 6 a schematic diagram showing a modification of the multilayer system of Fig. 5 to form a superlattice structure incorporating silicon clusters and nanocrystals in alternate layers,
- Fig. 7 a perspective view of a wafer having an array of recesses therein,

- Fig. 8 a schematic cross-section on the plane VIII-VIII of Fig. 7 to enlarged scale and showing superlattice structures similar to Fig. 6 formed in each of the recesses of the wafer of Fig. 7,
- Fig. 9 a schematic diagram showing the superlattice structure of Fig. 7 incorporated into a so-called MOS structure, and
- Fig. 10 a schematic diagram of a known semiconductor light-emitting device adapted to use a superlattice structure in accordance with the present invention in the optically active region.

Turning now to Fig. 1 there is shown a schematic side view of a single layer 10 of a layer of a thermally non-stable silicon compound, here in the form of  $\text{SiO}_x$ , with the value of  $x$  selected to be a non-stoichiometric value greater than 0 but less than 2. The layer 10 can have a layer thickness in the range between 0.5 nm and 20 nm, but is preferably 2 to 3 nm thick. The layer 10 can be deposited by any of the known layer deposition processes such as a chemical vapour deposition, low-pressure chemical vapour deposition, evaporation of  $\text{SiO}_x$  in oxygen containing atmospheres, sputtering, reactive sputtering, pulsed laser deposition and molecular beam epitaxy.

Although the thermally non-stable silicon compound used in all the present examples is  $\text{SiO}_x$ , it is quite conceivable that other thermally non-stable silicon compounds can also be used, one possibility being a silicon nitride which would then be deposited in the form  $\text{SiN}_x$ .

Having deposited the layer 10, it is then subjected to a thermal treatment and this results in a phase separation of the amorphous  $\text{SiO}_x$  into clusters

or nanocrystals 11 of Si separated by a matrix of  $\text{SiO}_2$  13, as is schematically shown in the lower version of the layer 10 in Fig. 1, with the vertically downwardly directed arrow representing the heat treatment. This heat treatment can either be a heat treatment at a temperature at or above the crystallisation temperature  $T_c$  for a suitable period of time, for example a heat treatment at  $1100^\circ\text{C}$  for 60 minutes. It should be noted that  $T_c$  is not actually a fixed value, but depends with thin layers on the precise layer structure that is being used because the crystallisation temperature is strongly dependent on strain considerations and these are affected by the layer size. Thus, the crystallisation temperature can fluctuate over a wide range from the crystallisation temperature of amorphous bulk material of  $700^\circ\text{C}$  up to temperatures of  $1100^\circ\text{C}$  or more depending on the precise layer structure involved.

It should also be noted that the maximum height of the Si clusters or nanocrystals is limited by the layer thickness. It is, however, possible for Si clusters or nanocrystals smaller than the layer thickness to form as is indicated at 11' in Fig. 1. The stoichiometry, i.e. the value of  $x$  in  $\text{SiO}_x$  can affect this tendency. When  $x$  is relatively high, the tendency to form smaller clusters or crystals such as 11' tends to be higher.

An alternative to thermal treatment at a substantially constant temperature for a fixed period of time is to subject the layer or layer structure to rapid thermal annealing so that the layer or layer structure involved is rapidly heated up to a peak temperature and rapidly cooled down again once or a plurality of times, with the peak temperature generally being in the range quoted above ( $700^\circ\text{C}$  to  $1100^\circ\text{C}$ ) or even significantly lower, below the crystallisation temperature  $T_c$  for the structure.

Irrespective of the thermal treatment that is used, the thickness of the layer 10 will control the height as well as the lateral dimensions of the nanocrystals and will also control the size distribution of the clusters or nanocrystals in such a way that the size distribution will be very narrow. The clusters or nanocrystals of silicon that are formed are thus well defined and are separated by a good quality oxide which can be as thin as two monolayers thick. Generally speaking, the spacing surface-to-surface between adjacent clusters and silicon nanocrystals will be selected to be in the range between 0.5 nm and 20 nm.

In this way, the layer 10 contains a dense single-plane array of Si clusters or nanocrystals, with a narrow size distribution and this favours high intensity defined luminous emission from the layer when supplied with energy from an outside source, either in the form of optical pumping or through the injection of charge carriers.

In a practical embodiment, the layer of Fig. 1 must be formed on a support 12 as shown in Fig. 2. In Fig. 2 the support 12 is formed of quartz and the layer 10 is present in the thermally treated form, i.e. corresponding to the lower diagram in Fig. 1. This layer is described here as nc Si in SiO<sub>2</sub> (nc = nanocrystal). Quartz consists chemically of SiO<sub>2</sub> which is a chemically and thermally stable compound of silicon and therefore there is no danger that the Si nanocrystals will coalesce with the surface of the support, instead they will remain in discrete form in the layer 10. Instead of using quartz for the support 12, this could also be a substrate of another thermally stable material, such as a sapphire wafer. Alternatively, as shown in Fig. 3, the support 12 can comprise a silicon substrate 14 with a layer 16 of

$\text{SiO}_2$  grown on it, for example a thermally grown silicon dioxide layer obtained by exposing the silicon substrate to a high temperature in an oxygen-containing environment. The layer 10 is then deposited on the  $\text{SiO}_2$  layer and the resulting semiconductor structure is treated thermally to produce the nanocrystalline silicon in  $\text{SiO}_2$  in this 3 nm thick layer 10. It is noted that the  $\text{SiO}_2$  layer 16 directly below the layer 10 also means the nanocrystals in the layer are separated from the Si substrate by  $\text{SiO}_2$ .

The semiconductor structure of Fig. 3 can be further developed as shown in Fig. 4 by depositing a further layer 18 of  $\text{SiO}_2$ . The layer 18 is preferably  $\text{SiO}_2$ . However, it could, for example, also be  $\text{Si}_3\text{N}_4$  and this also applies to the layer 16.

It is, however, particularly simple to realise the invention when the layers 16 and 18 are  $\text{SiO}_2$  and the layer 10 is deposited as  $\text{SiO}_x$ . When this is the case, it is possible to control the composition of the layers simply by varying the oxygen pressure in the deposition chamber. If the oxygen pressure is set relatively high, then there will be sufficient oxygen atoms present that a thermally stable  $\text{SiO}_2$  is deposited. If, on the other hand, the oxygen pressure is reduced, then an  $\text{SiO}_x$  layer is deposited because there are insufficient oxygen atoms available to form  $\text{SiO}_2$ . Thus, a sandwich system, such as the layers 16, 10 and 18 in Fig. 4, can be deposited simply by varying the oxygen pressure in the deposition apparatus.

This also applies to the multilayer structure shown in Fig. 5. The structure shown in Fig. 5 differs only from the structure shown in Fig. 4 by the fact that it involves an alternating sequence of layers 10 and layers 18, with the layers 18 of  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  being substantially thicker than the equiva-

lent layers in Fig. 4. Each layer 10 is realised as a 3 nm thick layer with nanocrystalline silicon in SiO<sub>2</sub> and therefore there is a well ordered array of silicon clusters or nanocrystals in the semiconductor structure that is formed. Although the embodiment of Fig. 5 shows just two layers 10, the structure can be repeated with many more layers 10 and 18 as desired. This also applies to the structure shown in Fig. 6, where an alternating sequence of 25 alternate layers 10 and 18 are deposited on a support 12 which is shown here as a quartz support. The layers 10 are again realised in accordance with a preferred embodiment by a 3 nm thick layer with nanocrystalline silicon distributed in an SiO<sub>2</sub> matrix. The layers 18 are preferably formed of SiO<sub>2</sub>.

It is not, however, essential for the support 12 to be a quartz substrate it could, for example, be a sapphire substrate or it could be a silicon substrate, in which case a layer 16 of SiO<sub>2</sub> should be deposited on the silicon substrate beneath the bottom-most layer 10 of the superlattice structure. In order to realise the superlattice structure the layers 18 should be kept relatively thin, in the nanometer range, i.e. thinner than the layers shown schematically in Fig. 5. The superlattice structure has the advantage, that the individual layers 10 of the structure are arranged relatively close to one another, so that a high density of clusters or nanocrystals of silicon is achieved and indeed the crystals are disposed in the well ordered layers 10. The superlattice structure can again be realised by varying the oxygen pressure in the deposition system.

Figs. 7 and 8 show an interesting concept for the realisation of a superlattice structure as shown in Fig. 6 in a photonic, optical or electronic structure.

Fig. 7 schematically illustrates a chip or wafer comprising a support 12 of quartz on which there has first been grown a relatively thick layer 20 of silicon dioxide. The layer of silicon dioxide is then etched to form a plurality of recesses or spatially bounded regions 22 which are shown in Fig. 7 as round holes, but which could also be square holes or regions of other shape, for example channel shaped recesses. The superlattice structure is then deposited in the spatially bounded regions 22 on top of the quartz substrate resulting in a finished structure as shown schematically in Fig. 8. Again, the reference numerals used in Fig. 8 have the same meaning as in the earlier drawings. I.e. the layers 10 comprise, in the preferred embodiment, a 3 nm thick layer of nanocrystalline silicon in SiO<sub>2</sub> and the layers 18 comprise layers of SiO<sub>2</sub>. Instead of using quartz as a support it is also possible to use a sapphire support or a silicon substrate, in which case a layer of silicon dioxide is first grown onto the silicon substrate to form the support, so that the bottom layer of each superlattice structure is now not a layer 10, but a layer of SiO<sub>2</sub> corresponding to the layer 16 in Fig. 4.

Alternatively, instead of using a quartz support and an SiO<sub>2</sub> layer 20 one can use a bulk silicon wafer in which holes or channels or recesses are formed, e.g. by etching.

A structure of the kind shown in Fig. 8 can be used for an optically pumped silicon device showing luminescence at a wavelength determined by the size of the nanocrystals in the silicon dioxide matrix and/or by the Si nanocrystal/SiO<sub>2</sub> interface states and/or by states defined by a rare earth element or compound used as a dopant in the structure. It is

namely possible, in all the structure described herein to use at least one rare earth element or at least one compound of rare earth element as a dopant. For example, the dopant can comprise erbium or erbium oxide which results in luminescence at a wavelength of 1.54  $\mu\text{m}$ . In order to achieve this luminescence, it is necessary to pump the structure either optically or electronically. In the optical case this would be done with radiation, for example broadband radiation, at a higher frequency (shorter wavelength) which is provided by the silicon nanocrystals and would stimulate the radiative transmissions of 1.54  $\mu\text{m}$  wavelength.

The doping can take different forms. For example, the doping can comprise small quantities of dopant material distributed throughout the layer system. Alternatively, thin layers of dopant can be deposited adjacent the layers 10 so that a dopant is present in the proximity of the nanocrystals. Also volume doping can be used in the layers 10 so that again dopants are in close proximity to the silicon nanocrystals.

The structure of Fig. 8 can also be further developed. One possibility for this would be to apply a mask to the structure of Fig. 8 covering over the superlattice structures but exposing the  $\text{SiO}_2$  material in the layer 20 surrounding the superlattice structures. Once the mask has been applied, the  $\text{SiO}_2$  regions could be selectively etched away to leave free standing superlattice pillars on the substrate. It is then conceivable that contacts could be applied to the top of the free-standing superlattice pillars and to the substrate 12 (if realised as conductive silicon, for example n-type Si) making it possible to supply charge carriers to the superlattice structure and to generate luminescence by an electrical technique.

A structure formed in this way could subsequently be split up into individual devices, each comprising one free-standing superlattice pillar and indeed the pillars could also be formed as elongate strips or bars.

Fig. 9 shows a way of incorporating a superlattice structure similar to that shown in Fig. 6 into a so-called MOS structure. Here, the support 12 is realised as a highly doped silicon substrate (crystalline silicon substrate of n-type) on which the superlattice structure is grown, with a layer 16 of SiO<sub>2</sub> at the interface between the support 12 and the lowermost layer 10 of the superlattice structure. Again the layers 12, 16, 10 and 18 are to be understood in accordance with the description previously given for layers identified by the same reference numerals. On top of the superlattice structure and after the high temperature annealing there is then deposited a light transmitting contact layer, for example of ITO (indium tin oxide, (InSnO)) or a transparent metallic layer such as gold. Leads such as 24 and 26 can then be bonded to the contact layers at the substrate and at the top layer 23.

Although the top layer of the superlattice structure shown in Fig. 9 is identified by the reference numeral 18, the top layer beneath the contact layer could also be a layer 10. Moreover, the number of periods of the superlattice layer shown in Fig. 9 is given purely by way of illustration, the number of layers actually present could be varied at will, as in the other embodiments involving the superlattice structures.

Finally, Fig. 10 shows a schematic drawing of a light emitting device in a configuration which is generally known per se, but is in this case adapted to use the superlattice structure of the invention.

More specifically, the schematic diagram of Fig. 10 shows a structure having the following layers, starting from the bottom. 28 is a contact layer provided on the bottom side of an n-type silicon support 12 on which a superlattice structure, identified here as SL (10, 18), is deposited, again with an interface layer 16 of SiO<sub>2</sub> provided between the n-Si layer and the superlattice structure 10, 18. The superlattice structure is then followed by a layer 30 of p-type Si which is extended upwardly in the central region to form a bar or stripe 32 of the same material. An insulator 34, for example SiO<sub>2</sub>, is then deposited on either side of the bar 32 above the layer 30 of p-type Si and the structure is then capped by an upper contact layer 36. By applying a potential difference across the layers 28 and 36 it is then possible to supply charge carriers to the superlattice structure 10, 18 and generate luminescence there, so that light leaves the superlattice structure in the region beneath the bar 32 as illustrated by the arrows 38.

When realised using SiO<sub>x</sub> as the thermally non-stable silicon compound and SiO<sub>2</sub> as the thermally stable silicon compound, the thickness of the SiO<sub>x</sub> and SiO<sub>2</sub> layers, their number, the composition of the SiO<sub>x</sub> layers ( $x$  between 0 and 2) and the thermal treatment process (time duration, temperature, temperature profile and the gases used during thermal treatment or the vacuum used during thermal treatment) can be varied to control:

- The size of the clusters or nanocrystals of silicon that are produced,
- the size distribution of the particles,

- the density of the clusters or nanocrystals within each layer containing clusters and nanocrystals,
- and thickness of the oxide barriers between the silicon clusters or nanocrystals.

Structures as described herein are expected to show optical gain and are suitable for use in light emitting applications. Moreover, the semiconductor structures described can be integrated into photonic or electronic structures and can in particular be integrated with other electronic circuits onto chips.

The structures can be doped with optically active atoms, in particular of rare earth elements, either during deposition or subsequently by ion implantation.

The above described method for the preparation of Si nanocrystals enables the control not only of the size but also of the density and the arrangements of the nanocrystals as well as and independent of the stoichiometry.

In one specific embodiment amorphous  $\text{SiO}_x/\text{SiO}_2$  super lattices were prepared by reactive evaporation of  $\text{SiO}$  powders in an oxygen atmosphere. The films were deposited on 4 inch (10cm) wafers in a conventional evaporation system with two symmetrically arranged evaporators. Rotation of the substrate enabled a high homogeneity over the whole wafer. Before evaporation the chamber was pumped down to  $1 \times 10^{-7}$  mbar. The substrate temperature was 100°C. In this example a constant stoichiometry of  $x=1$  was used for the ultra thin  $\text{SiO}_x$  layers. The  $\text{SiO}$  layers where prepared

with thicknesses from 3 nm (sample A) to 1 nm (sample B) and with from 46 to 92 periods separated by SiO<sub>2</sub> layers of 3 nm and 2 nm to force the nanocrystals into a dense and layered arrangement. After deposition the samples were annealed at 1100°C for one hour under an N<sub>2</sub> atmosphere.

Using dark field conditions the upper limit of the nanocrystal sizes was estimated. The roughness of the interfaces was below 0.5 nm at both sides in the prepared films and thus resulted in a size distribution of 3.3 ± 0.5 nm after annealing for sample A.

The upper limit of the nanocrystal size estimated from dark field images are less than 3.8 nm for sample A and less than 2.0 nm for sample B. No larger crystals were observed. By x-ray diffraction the average nanocrystal size was estimated using the Scherrer equation. The average size estimated from sample A was 3.4 nm (±0.5 nm) in good agreement with the above mentioned TEM results.

The nanocrystal sizes are controlled independently by using a layer thickness equal to or slightly below the desired crystal sizes.

Thus size control is realized by specifying the thickness of the active SiO layers, for example so they lie between 1 and 7 nm, which also limits the maximum size of the nanocrystals and strongly restricts the size distribution. The density of the nanocrystals can be adjusted by the thickness of the buffer SiO<sub>2</sub> layer. For example a thickness of approximately 3 nm is used. The position of the nanocrystal is controlled by that of the SiO layers in the growth direction and by selecting a specific area on the wafer by lithography.

This process enables the economic production of high density arrays of randomly oriented silicon nanoclusters or nanocrystals with a narrow size distribution. It is expected that the same approach of using a superlattice structure and ultrathin Si sub oxides as the active layer can be reproduced by different techniques such as reactive sputtering, chemical wafer deposition, or molecular beam epitaxy growth and will result in a similarly simple control for ordered arranged Si nanocrystals. Within the layer the density of the nanocrystals and the thickness of the surrounding oxide buffer can be controlled by the stoichiometry of the active  $\text{SiO}_x$  layer. The highest density of Si nanocrystals in this method seems to be achievable with values of  $x = 1$ .

Potential applications for this technique include light emitting structures based on silicon. In addition erbium (Er) doping of the structure shows a strong enhancement of the  $1.5 \mu\text{m}$  Er luminescence. This enhancement is a result of the coupled emission process of the silicon nanocrystals and  $\text{Er}^{3+}$  ions in the vicinity of the nanocrystal, which can be of interest for small size and low cost Er amplifiers.

**CLAIMS**

1. A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form in a matrix of a silicon compound, characterised by the steps of
  - a) depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm on a support and
  - b) thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound.
2. A method in accordance with claim 1, characterised in that said thermal treatment comprises heating said deposited layer or said semiconductor structure to a temperature at or above the crystallisation temperature ( $T_c$ ).
3. A method in accordance with claim 1, characterised in that said thermal treatment comprises rapid thermal annealing, i.e. rapid heating once or repeatedly with subsequent cooling after each heating phase.

4. A method in accordance with any one of the preceding claims, characterised in that  
the support is provided, at least at the interface to the deposited layer, with a layer of a thermally stable silicon compound or of at least one rare earth compound.
5. A method in accordance with any one of the preceding claims, characterised in that  
a further layer of a thermally stable silicon compound or of at least one rare earth compound is deposited onto the thermally non-stable silicon compound layer.
6. A method in accordance with claim 5, characterised in that  
an alternating sequence of deposited layers of thermally non-stable and thermally stable silicon compounds, optionally with further intermediate layers, is produced.
7. A method in accordance with claim 6, characterised in that  
the alternating sequence is realised as a superlattice.
8. A method in accordance with either one of the claims 6 or 7, characterised in that  
said layer sequence is formed in at least one spatially bounded region of a structure, for example of a photonic or optical structure.

9. A method in accordance with claim 8,  
characterised in that  
the material of the structure surrounding said region is subsequently removed, e.g. by etching to form a free standing layer sequence.
10. A method in accordance with one of the preceding claims,  
characterised in that  
the semiconductor structure contains at least one element or compound of the group of rare earth elements, for example erbium or erbium oxide in particular in the vicinity of the clusters or nanocrystals.
11. A method in accordance with any one of the preceding claims,  
characterised in that  
one or more silicon compound layers are doped with at least one element or compound of the group of rare earth elements, for example by implantation or during generation of any of the layers.
12. A method in accordance with one of the preceding claims,  
characterised in that  
the mean size and the mean spacing of the clusters or of the nanocrystals are set via the stoichiometry of the thermally non-stable compound, i.e. by the value of  $x$  with  $0 < x < 2$  when the thermally non-stable compound is  $\text{SiO}_x$ .
13. A method in accordance with any one of the preceding claims,  
characterised in that

the mean size and the mean spacing of the clusters or of the nanocrystals are set by the temperature characteristic of the thermal treatment and also by the environmental conditions which are used, for example the gases that are used, for example forming gas/nitrogen/argon, or the vacuum conditions.

14. A method in accordance with any one of the preceding claims, characterised in that  
the structure which is produced is integrated into an electronic structure which is suitable for supplying charge carriers into the clusters or nanocrystals or to inject charge carriers into the clusters or nanocrystals.
15. A method in accordance with any one of the preceding claims, characterised in that  
the deposition of the layer or layers on the support is carried out by any one of the methods of the group comprising: chemical vapour deposition, low pressure chemical vapour deposition, evaporation of SiO<sub>x</sub> powders in oxygen-containing atmospheres, sputtering, reactive sputtering, pulsed laser deposition and molecular beam epitaxy.
16. A method in accordance with any one of the preceding claims, characterised in that,  
SiO<sub>x</sub> with 0 < x < 2 is selected for the thermally non-stable silicon compound.
17. A method in accordance with any one of the preceding claims,

characterised in that  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  is selected as the thermally stable silicon compound.

18. A semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form in a matrix of a silicon compound,  
characterised in that  
the clusters and/or nanocrystals of silicon have a height in the range between 0.5 nm and 20 nm, especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm and lateral dimensions in the same range and are separated from one another by a thermally stable silicon compound matrix material, with the mean spacing (surface to surface) between adjacent clusters and/or nanocrystals lying in the range between 0.5 nm and 100 nm, and in that the matrix of thermally stable silicon compound containing the clusters and/or nanocrystals of silicon is provided on a support and has a thickness in the range from 0.5 nm to 20 nm, with the clusters or nanocrystals being substantially coplanar.
19. A semiconductor structure in accordance with claim 18,  
characterised in that  
the support consists, at least at the interface to the deposited layer, of a thermally stable silicon compound or of at least one rare earth compound.
20. A semiconductor structure in accordance with claim 19,  
characterised in that

said support comprises a substrate of quartz or any other thermally stable insulating material capable of withstanding thermal treatment at temperatures of the order of magnitude of 700°C or higher.

21. A semiconductor structure in accordance with claim 19, characterised in that  
the support comprises a silicon substrate or a sapphire substrate having the thermally stable silicon compound or at least one rare earth compound at the interface to the layer containing the Si clusters and/or nanocrystals of silicon.
22. A semiconductor structure in accordance with one of the preceding claims 18 to 21, characterised in that  
a further layer of a thermally stable silicon compound or of at least one rare earth compound is present on the side of said layer containing the clusters and/or nanocrystals of silicon remote from said support.
23. A semiconductor structure in accordance with one of the preceding claims 18 to 22, characterised in that  
there is an alternating sequence of deposited layers of thermally stable silicon compounds and layers comprising a matrix of a thermally stable silicon compound with clusters and/or nanocrystals of silicon present therein in distributed form.
24. A semiconductor structure in accordance with claim 23,



characterised in that  
said alternating sequence includes further intermediate layers.

25. Semiconductor structure in accordance with claim 23 or 24,  
characterised in that  
the alternating sequence is realised as a superlattice structure.
26. A semiconductor structure in accordance with any one of claims 23,  
24 or 25,  
characterised in that  
said alternating sequence is formed in at least one spatially bounded  
region of a structure, for example of a photonic or optical structure.
27. A semiconductor structure in accordance with any one of the claims  
23, 24 or 25,  
characterised in that  
said alternating sequence is present as a free-standing layer se-  
quence on said support.
28. A semiconductor structure in accordance with one of the preceding  
claims 18 to 27,  
characterised in that  
it contains at least one element or compound of the group of rare  
earth elements, for example erbium or erbium oxide.
29. A semiconductor structure in accordance with any one of the pre-  
ceding claims,  
characterised in that

said element or compound of the rare earths is present in said layers of thermally stable silicon compound and/or in said layers of thermally stable silicon compound containing clusters and/or nanocrystals of silicon present therein in distributed form.

30. A semiconductor structure in accordance with one of the preceding claims 18 to 29,  
characterised in that  
it is integrated into an electronic structure for supplying charge carriers to the clusters or nanocrystals or to inject charge carriers into the clusters or nanocrystals.
31. A semiconductor structure comprising at least one layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm on a support capable of withstanding temperatures of at least 700°C, wherein at least an interface between said support and said thermally non-stable silicon compound layer comprises a thermally stable silicon compound or at least one rare earth compound.
32. A semiconductor structure in accordance with claim 31, wherein a plurality of layers of said thermally non-stable silicon compound are provided on said support and are respectively separated by layers of a thermally stable silicon compound.
33. A semiconductor structure in accordance with any one of the preceding claims 18 to 31, wherein said matrix comprises silicon dioxide.

34. A semiconductor structure in accordance with any one of the preceding claims, wherein said layer or layers of thermally stable silicon compound comprise silicon dioxide or silicon nitride;
35. Semiconductor structure in accordance with any one of the preceding claims, wherein said thermally non-stable silicon compound comprises  $\text{SiO}_x$  with  $0 < x < 2$ .






FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




Fig. 9




FIG. 10

## INTERNATIONAL SEARCH REPORT

Int'l Application No  
PCT/EP 02/00860

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L21/20 H01L33/00 H01L21/316 C23C16/40

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L C23C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>DATABASE INSPEC 'Online!'  INSTITUTE OF ELECTRICAL ENGINEERS,  STEVENAGE, GB;  YU LIANG ET AL: "The mechanism of  formation and photoluminescence of Si  quantum dots embedded in amorphous SiO<sub>x</sub>/sub  2/ matrix"  Database accession no. 7147919  XP002199755  abstract  &amp; FOURTH INTERNATIONAL CONFERENCE ON THIN  FILM PHYSICS AND APPLICATIONS, SHANGHAI,  CHINA, 8-11 MAY 2000,  vol. 4086, pages 174-177,  Proceedings of the SPIE - The  International Society for Optical  Engineering, 2000, SPIE-Int. Soc. Opt.  Eng, USA  ISSN: 0277-786X</p> <p style="text-align: right;">-/-</p>	1,2,4,5, 8,9, 12-22, 30-35

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

## • Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the International filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
23 May 2002	03/07/2002
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Wolff, G

## INTERNATIONAL SEARCH REPORT

In	ional Application No
PCT/EP 02/00860	

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	ECKSTEIN W ET AL: "MODELING OF THE FORMATION AND PROPERTIES OF NANOCRYSTALS IN INSULATOR MATRICES (SI02:SI,ZR02(Y):ZR) PRODUCED BY ION IMPLANTATION" ION IMPLANTATION TECHNOLOGY. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, XX, XX, 17 September 2000 (2000-09-17), pages 757-760, XP001069072 page 757 -page 758	1-5, 8, 9, 12-22, 30-35
X	EP 0 853 334 A (MATSUSHITA ELECTRONICS CORP ;MATSUSHITA ELECTRIC IND CO LTD (JP)) 15 July 1998 (1998-07-15) * First and Eleventh Embodiments *	18-27, 29, 30
A	US 5 354 707 A (CHAPPLE-SOKOL JONATHAN D ET AL) 11 October 1994 (1994-10-11) figure 2	1-35

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

Int'l Application No

PCT/EP 02/00860

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0853334	A	15-07-1998	JP	3196644 B2	06-08-2001
			JP	9275075 A	21-10-1997
			JP	10160574 A	19-06-1998
			AU	709692 B2	02-09-1999
			AU	5181698 A	07-01-1998
			EP	0853334 A1	15-07-1998
			US	6239453 B1	29-05-2001
			AU	728975 B2	25-01-2001
			AU	5014999 A	25-11-1999
			CA	2228507 A1	24-12-1997
			CN	1196828 A	21-10-1998
			WO	9749119 A1	24-12-1997
			RU	2152106 C1	27-06-2000
			US	2001000335 A1	19-04-2001
			JP	10214995 A	11-08-1998
US 5354707	A	11-10-1994	US	5293050 A	08-03-1994
			EP	0617472 A2	28-09-1994
			JP	2559999 B2	04-12-1996
			JP	6326359 A	25-11-1994

## CORRECTED VERSION

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
8 August 2002 (08.08.2002)

PCT

(10) International Publication Number  
**WO 02/061815 A1**(51) International Patent Classification<sup>7</sup>: **H01L 21/20**, (74) Agent: **MANITZ, FINSTERWALD & PARTNER GBR**; Postfach 31 02 20, 80102 München (DE).

33/00, 21/316, C23C 16/40

(21) International Application Number: **PCT/EP02/00860** (81) Designated States (national): JP, KR, US.

(22) International Filing Date: 28 January 2002 (28.01.2002) (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(25) Filing Language: English

(26) Publication Language: English Published:  
— with international search report(30) Priority Data:  
101 04 193.4 31 January 2001 (31.01.2001) DE (48) Date of publication of this corrected version:  
31 October 2002(71) Applicant (for all designated States except US): **MAX-PLANCK-GESELLSCHAFT ZUR FÖRDERUNG DER WISSENSCHAFTEN E.V. [DE/DE]**; Hofgartenstrasse 8, 80539 München (DE).


(15) Information about Correction:

see PCT Gazette No. 44/2002 of 31 October 2002, Section II

(72) Inventor; and  
(75) Inventor/Applicant (for US only): **ZACHARIAS, Margit [DE/DE]**; Hasenwinkel 4, 06118 Halle (DE).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE COMPRISING CLUSTERS AND/OR NANOCRYSTALS OF SILICON AND A SEMICONDUCTOR STRUCTURE OF THIS KIND

**WO 02/061815. A1**

(57) Abstract: A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon is described which are present in distributed form in a matrix of a silicon compound. The method comprises the steps of depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm on a support and thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound. The claims also cover semiconductor structures having such distributed clusters or nanocrystals of silicon. The method described enables the economic production of high density arrays of silicon clusters or nanocrystals with a narrow size distribution.

**A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon and a semiconductor structure of this kind.**

The present invention relates to a method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form and a matrix of a silicon compound and to a semiconductor structure of this kind.

It is known that Si clusters or nanocrystals embedded in  $\text{SiO}_2$  show a strong visible luminescence.

There is currently much interest in designing semiconductor structures based on silicon which are able to emit light and which are suitable for integration into optoelectronic circuits in chip form, for example in the form of lasers and high speed telecommunication devices, and for use in memories.

The November 23, 2000 issue of Nature, Volume 408 includes on pages 411 and 412 a general article by Leigh Canham giving a general overview of the concept of obtaining light from silicon with particular reference to silicon nanocrystals. The same edition of nature also contains, on pages 440 to 444 an article by L. Pavesi and colleagues entitled "Optical gain in silicon nanocrystals".

A general discussion of the physics of crystallisation of amorphous superlattices in the limit of ultra thin films with oxide interfaces is given in an article by M. Zacharias and P. Streitenberger in Physical Review B, Volume 62, No. 12 of September 15, 2000 on pages 8391 to 8396.

At this stage it should be explained that silicon nanocrystals are crystals of silicon with dimensions in the nm range. The nanocrystals contain relatively few silicon atoms and have properties which differ from those of larger silicon crystals. Accumulations of silicon atoms without crystallisation are sometimes also referred to as clusters.

To date there have been two principal proposals for the generation of such silicon clusters or nanocrystals. The first proposal is, e.g., described in the article by L. Pavesi et al described in the named issue of Nature. This article describes how silicon ions have been implanted by negative ion implantation techniques into ultra-pure quartz substrates or into thermally grown silicon dioxide layers on Si substrates followed by high temperature thermal annealing, for example at 1100°C for one hour. This heat treatment allows the implanted silicon atoms to move within the substrate and form Si clusters or nanocrystals during the high temperature thermal annealing. In the cited article by Pavesi et al, it is stated that the silicon nanocrystals embedded within silicon dioxide matrix are of the order of 3 nm in diameter in concentration of  $2 \times 10^{19} \text{ cm}^{-3}$ .

Although ion implantation can be used to produce silicon nanocrystals it has the significant disadvantage that large area ion implantation with a high Si ion dose is not regularly used in silicon electronic production sys-

tems and thus the need to use ion implantation is a substantial complication of the manufacturing process.

A second proposal for the manufacture of silicon nanocrystals is to be found in US-A-6,060,743. This US patent describes a variety of semiconductor structures all of which basically involve the deposition of a thin amorphous silicon layer on a silicon dioxide film. The amorphous silicon layer is for example just 1 nm thick. The thin silicon film is deposited at a relatively low temperature and is subsequently heated to about 800°C without being exposed to the atmosphere (in order to prevent oxidation). The heating caused an agglomeration phenomenon in the flat amorphous silicon layer formed on a silicon oxide film. As a result, the amorphous silicon layer is converted into independent crystals of about 10 nm in diameter at most and about 5 nm in height with a density of the silicon nanocrystals of  $3.5 \times 10^{11} \text{ cm}^{-3}$ . The silicon nanocrystals are formed on the silicon dioxide film of the silicon substrate. Thereafter a further silicon dioxide film is deposited over the substrate and the nanocrystals.

This method has the disadvantage that only a relatively small density of nanocrystals can be achieved and that the method can only be rationally be extended to the production of a few "layers" of nanocrystals because of the process that is used.

The object underlying the present invention is to provide a method for the manufacture of clusters and/or nanocrystals of silicon which enables a semiconductor structure having a high density of clusters and/or nanocrystals to be achieved with the clusters and/or nanocrystals having a narrow size distribution, i.e. a well defined average size and spacing, with the

method being fully compatible with existing silicon technology and being capable of being carried out economically on a large scale and on full size silicon wafers.

In order to satisfy this object there is provided, in accordance with the present invention a method of the initially named kind which is characterised by the steps of

- a) depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 2 nm and 7 nm on a support and
- b) thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound.

This method is best explained with reference to an example. First it is necessary to have available a suitable support substrate which can be a silicon wafer with a silicon dioxide film on one of its surfaces, or a quartz wafer, i.e. a wafer of silicon dioxide, or any other thermally stable support which is capable of withstanding the relatively high temperatures which are required for the thermal treatment, which typically lie in the range between 800 and 1100°C. A further example of such a support is sapphire. A layer of a thermally non-stable silicon compound, for example in the form of  $\text{SiO}_x$  with  $0 < x < 2$ , is then deposited as an amorphous layer onto the support and the thickness of the amorphous layer is controlled to lie in the range between 0.5 nm and 20 nm, with a layer thickness in a

range 1 nm to 10 nm being preferred and with the range between 1 nm and 7 nm being best suited for the realisation of the invention.

This thermally non-stable silicon compound layer is subjected to a thermal treatment, for example by heating it to a temperature above the crystallisation temperature of the thermally non-stable silicon compound layer or by subjecting the layer to so-called rapid thermal annealing in which it is rapidly heated up to a temperature around the crystallisation temperature or even below it then rapidly cooled down again, e.g. using the AST 10 RTP system of the Sterg group. Either of these techniques can be used to produce phase separation of the deposited thermally non-stable silicon compound layer. That is to say the oxygen atoms and silicon atoms in the layer rearrange themselves into clusters or nanocrystals of pure silicon and a matrix of stoichiometric silicon dioxide  $\text{SiO}_2$ . The thickness of the layer that is deposited defines the height of the nanocrystals that are formed, i.e. defines the upper limit for the height of the nanocrystals of silicon and also constrains the lateral dimensions of the nanocrystals. The proportion  $x$  of the thermally non-stable  $\text{SiO}_x$  determines the diameters or dimensions of the silicon nanocrystals and clusters in a direction parallel to the plane of the layer and the mean spacing between adjacent silicon clusters or nanocrystals. Thus the deposited layer of thermally non-stable silicon compound is rearranged by the thermal treatment into clusters or nanocrystals of silicon distributed in a matrix of silicon dioxide. The process can readily be controlled so that a high density of silicon clusters or nanocrystals is achieved in a narrow size distribution with such clusters or nanocrystals being separated from adjacent cluster or nanocrystals by relatively well defined amounts of thermally stable silicon dioxide.

Because the thermally non-stable layer is deposited onto, for example, silicon dioxide there is no tendency for the silicon nanocrystals to grow onto a pure silicon surface which might otherwise inhibit the formation of uniformly sized discrete silicon clusters or nanocrystals.

In accordance with a preferred embodiment of the invention the support is provided, at least at the interface to the deposited layer, with a layer of a thermally stable silicon compound or of at least one rare earth compound. The thermally stable compound can, for example, be silicon dioxide or silicon nitride and the rare earth compound could, for example, be erbium oxide. The presence of rare earth elements close to and adjacent to the clusters or crystals of silicon has been found to enhance the luminous emission of the rare earth element and in particular leads to enhanced radiation with a wavelength of 1.54  $\mu\text{m}$  (for erbium) which is a preferred wavelength for optoelectronic applications.

Although it is conceivable that a single thin layer containing distributed clusters and/or nanocrystals of silicon on a support may be sufficient for some purposes, it is considered preferable to deposit a further layer of thermally stable silicon compound or of at least one rare earth compound onto the thermally non-stable silicon compound layer prior to the thermal treatment to produce the clusters or nanocrystals. This leads to a high density array of silicon clusters or nanocrystals in a single plane with a density of typically  $1 \times 10^{13} \text{ cm}^{-2}$ .

In particular, it is possible to provide an alternating sequence of deposited layers of thermally non-stable and thermally stable silicon compounds, optionally with further intermediate layers. Using the invention, the entire

layer structure can be formed and only then subjected to the thermal treatment necessary to convert the thermally non-stable silicon compound into clusters and/or nanocrystals of silicon in a silicon dioxide matrix.

In this way a three-dimensional array of silicon clusters or microcrystals can be achieved with a density of e.g.  $2 \times 10^{19} \text{ cm}^{-3}$  in each relevant layer.

With such an alternating sequence of deposited layers, all layers of thermally non-stable silicon compound should have the same thickness in the range given above in order to ensure that silicon clusters and/or nanocrystals of the correct size are produced. The separating layers of thermally stable silicon compound can, however, be substantially thicker.

It is also possible to realise the alternate layers of thermally stable silicon compound with sizes in an nm range so that the alternating sequence is realised as a superlattice.

The alternating sequence of layers can be formed in at least one spatially bounded region of a structure, for example of a photonic or optical structure.

The possibility also exists of then removing the material surrounding the spatially bounded region, for example by etching, to form a free standing layer sequence which can be contracted at the free upper surface for incorporation into an optoelectronic circuit, with the other contact to the free standing layer sequence being realised, for example at the support or substrate.

With such layer sequences, one or more of the silicon compound layers can be doped with at least one element or compound of the group of rare earth elements, for example by implantation or during layer generation.

The mean size and the mean spacing of the clusters or of the nanocrystals can be set by the stoichiometry of the thermally non-stable compound, i.e. by the value selected for  $x$ . In addition, the mean size and mean spacing of the clusters or of the nanocrystals can be set by the temperature characteristic of the thermal treatment and also by the environmental conditions which are used, for example the gases that are used in the treatment chamber which can, for example, be forming gas, or oxygen, or argon. Alternatively, vacuum conditions can be used in the thermal treatment chamber which again can affect the mean size and spacing of the clusters and/or nanocrystals.

Further preferred embodiments of the method are set forth in the subordinate claims as are preferred embodiments of semiconductor structures formed using the method.

Whereas claims 18 to 30 are concerned with semiconductor structures in which the thermally non-stable semiconductor compound layers have been converted into clusters and/or nanocrystals of silicon distributed in a silicon dioxide matrix, claims 31 to 35 relate to the semiconductor structure prior to the thermal treatment to produce the clusters or nanocrystals of silicon since such semiconductor structures can form intermediate products which can be traded in their own right, in the same way as that semiconductor wafers, as intermediate products for the subsequent manufacture of electronic devices and circuits.

The invention will now be explained in more detail with reference to preferred embodiments and to the drawing in which are shown:

- Fig. 1 a schematic diagram to illustrate the formation of silicon clusters or nanocrystals using the method of the invention,
- Fig. 2 a schematic diagram showing the single layer array of silicon clusters or nanocrystals formed on a support,
- Fig. 3 a schematic diagram similar to Fig. 2, but showing an alternative form of the support,
- Fig. 4 a schematic diagram similar to Fig. 3, but showing the single layer array of silicon clusters or nanocrystals covered by a capping layer of a thermally stable silicon compound,
- Fig. 5 a schematic diagram showing a further development of the concept of Fig. 4 to produce multilayer arrays of silicon clusters or nanocrystals,
- Fig. 6 a schematic diagram showing a modification of the multilayer system of Fig. 5 to form a superlattice structure incorporating silicon clusters and nanocrystals in alternate layers,
- Fig. 7 a perspective view of a wafer having an array of recesses therein,

- Fig. 8 a schematic cross-section on the plane VIII-VIII of Fig. 7 to enlarged scale and showing superlattice structures similar to Fig. 6 formed in each of the recesses of the wafer of Fig. 7,
- Fig. 9 a schematic diagram showing the superlattice structure of Fig. 7 incorporated into a so-called MOS structure, and
- Fig. 10 a schematic diagram of a known semiconductor light-emitting device adapted to use a superlattice structure in accordance with the present invention in the optically active region.

Turning now to Fig. 1 there is shown a schematic side view of a single layer 10 of a layer of a thermally non-stable silicon compound, here in the form of  $\text{SiO}_x$ , with the value of  $x$  selected to be a non-stoichiometric value greater than 0 but less than 2. The layer 10 can have a layer thickness in the range between 0.5 nm and 20 nm, but is preferably 2 to 3 nm thick. The layer 10 can be deposited by any of the known layer deposition processes such as a chemical vapour deposition, low-pressure chemical vapour deposition, evaporation of  $\text{SiO}_x$  in oxygen containing atmospheres, sputtering, reactive sputtering, pulsed laser deposition and molecular beam epitaxy.

Although the thermally non-stable silicon compound used in all the present examples is  $\text{SiO}_x$ , it is quite conceivable that other thermally non-stable silicon compounds can also be used, one possibility being a silicon nitride which would then be deposited in the form  $\text{SiN}_x$ .

Having deposited the layer 10, it is then subjected to a thermal treatment and this results in a phase separation of the amorphous  $\text{SiO}_x$  into clusters

or nanocrystals 11 of Si separated by a matrix of  $\text{SiO}_2$  13, as is schematically shown in the lower version of the layer 10 in Fig. 1, with the vertically downwardly directed arrow representing the heat treatment. This heat treatment can either be a heat treatment at a temperature at or above the crystallisation temperature  $T_c$  for a suitable period of time, for example a heat treatment at  $1100^\circ\text{C}$  for 60 minutes. It should be noted that  $T_c$  is not actually a fixed value, but depends with thin layers on the precise layer structure that is being used because the crystallisation temperature is strongly dependent on strain considerations and these are affected by the layer size. Thus, the crystallisation temperature can fluctuate over a wide range from the crystallisation temperature of amorphous bulk material of  $700^\circ\text{C}$  up to temperatures of  $1100^\circ\text{C}$  or more depending on the precise layer structure involved.

It should also be noted that the maximum height of the Si clusters or nanocrystals is limited by the layer thickness. It is, however, possible for Si clusters or nanocrystals smaller than the layer thickness to form as is indicated at 11' in Fig. 1. The stoichiometry, i.e. the value of  $x$  in  $\text{SiO}_x$  can affect this tendency. When  $x$  is relatively high, the tendency to form smaller clusters or crystals such as 11' tends to be higher.

An alternative to thermal treatment at a substantially constant temperature for a fixed period of time is to subject the layer or layer structure to rapid thermal annealing so that the layer or layer structure involved is rapidly heated up to a peak temperature and rapidly cooled down again once or a plurality of times, with the peak temperature generally being in the range quoted above ( $700^\circ\text{C}$  to  $1100^\circ\text{C}$ ) or even significantly lower, below the crystallisation temperature  $T_c$  for the structure.

Irrespective of the thermal treatment that is used, the thickness of the layer 10 will control the height as well as the lateral dimensions of the nanocrystals and will also control the size distribution of the clusters or nanocrystals in such a way that the size distribution will be very narrow. The clusters or nanocrystals of silicon that are formed are thus well defined and are separated by a good quality oxide which can be as thin as two monolayers thick. Generally speaking, the spacing surface-to-surface between adjacent clusters and silicon nanocrystals will be selected to be in the range between 0.5 nm and 20 nm.

In this way, the layer 10 contains a dense single-plane array of Si clusters or nanocrystals, with a narrow size distribution and this favours high intensity defined luminous emission from the layer when supplied with energy from an outside source, either in the form of optical pumping or through the injection of charge carriers.

In a practical embodiment, the layer of Fig. 1 must be formed on a support 12 as shown in Fig. 2. In Fig. 2 the support 12 is formed of quartz and the layer 10 is present in the thermally treated form, i.e. corresponding to the lower diagram in Fig. 1. This layer is described here as nc Si in SiO<sub>2</sub> (nc = nanocrystal). Quartz consists chemically of SiO<sub>2</sub> which is a chemically and thermally stable compound of silicon and therefore there is no danger that the Si nanocrystals will coalesce with the surface of the support, instead they will remain in discrete form in the layer 10. Instead of using quartz for the support 12, this could also be a substrate of another thermally stable material, such as a sapphire wafer. Alternatively, as shown in Fig. 3, the support 12 can comprise a silicon substrate 14 with a layer 16 of

$\text{SiO}_2$  grown on it, for example a thermally grown silicon dioxide layer obtained by exposing the silicon substrate to a high temperature in an oxygen-containing environment. The layer 10 is then deposited on the  $\text{SiO}_2$  layer and the resulting semiconductor structure is treated thermally to produce the nanocrystalline silicon in  $\text{SiO}_2$  in this 3 nm thick layer 10. It is noted that the  $\text{SiO}_2$  layer 16 directly below the layer 10 also means the nanocrystals in the layer are separated from the Si substrate by  $\text{SiO}_2$ .

The semiconductor structure of Fig. 3 can be further developed as shown in Fig. 4 by depositing a further layer 18 of  $\text{SiO}_2$ . The layer 18 is preferably  $\text{SiO}_2$ . However, it could, for example, also be  $\text{Si}_3\text{N}_4$  and this also applies to the layer 16.

It is, however, particularly simple to realise the invention when the layers 16 and 18 are  $\text{SiO}_2$  and the layer 10 is deposited as  $\text{SiO}_x$ . When this is the case, it is possible to control the composition of the layers simply by varying the oxygen pressure in the deposition chamber. If the oxygen pressure is set relatively high, then there will be sufficient oxygen atoms present that a thermally stable  $\text{SiO}_2$  is deposited. If, on the other hand, the oxygen pressure is reduced, then an  $\text{SiO}_x$  layer is deposited because there are insufficient oxygen atoms available to form  $\text{SiO}_2$ . Thus, a sandwich system, such as the layers 16, 10 and 18 in Fig. 4, can be deposited simply by varying the oxygen pressure in the deposition apparatus.

This also applies to the multilayer structure shown in Fig. 5. The structure shown in Fig. 5 differs only from the structure shown in Fig. 4 by the fact that it involves an alternating sequence of layers 10 and layers 18, with the layers 18 of  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  being substantially thicker than the equiva-

lent layers in Fig. 4. Each layer 10 is realised as a 3 nm thick layer with nanocrystalline silicon in SiO<sub>2</sub> and therefore there is a well ordered array of silicon clusters or nanocrystals in the semiconductor structure that is formed. Although the embodiment of Fig. 5 shows just two layers 10, the structure can be repeated with many more layers 10 and 18 as desired. This also applies to the structure shown in Fig. 6, where an alternating sequence of 25 alternate layers 10 and 18 are deposited on a support 12 which is shown here as a quartz support. The layers 10 are again realised in accordance with a preferred embodiment by a 3 nm thick layer with nanocrystalline silicon distributed in an SiO<sub>2</sub> matrix. The layers 18 are preferably formed of SiO<sub>2</sub>.

It is not, however, essential for the support 12 to be a quartz substrate it could, for example, be a sapphire substrate or it could be a silicon substrate, in which case a layer 16 of SiO<sub>2</sub> should be deposited on the silicon substrate beneath the bottom-most layer 10 of the superlattice structure. In order to realise the superlattice structure the layers 18 should be kept relatively thin, in the nanometer range, i.e. thinner than the layers shown schematically in Fig. 5. The superlattice structure has the advantage, that the individual layers 10 of the structure are arranged relatively close to one another, so that a high density of clusters or nanocrystals of silicon is achieved and indeed the crystals are disposed in the well ordered layers 10. The superlattice structure can again be realised by varying the oxygen pressure in the deposition system.

Figs. 7 and 8 show an interesting concept for the realisation of a superlattice structure as shown in Fig. 6 in a photonic, optical or electronic structure.

Fig. 7 schematically illustrates a chip or wafer comprising a support 12 of quartz on which there has first been grown a relatively thick layer 20 of silicon dioxide. The layer of silicon dioxide is then etched to form a plurality of recesses or spatially bounded regions 22 which are shown in Fig. 7 as round holes, but which could also be square holes or regions of other shape, for example channel shaped recesses. The superlattice structure is then deposited in the spatially bounded regions 22 on top of the quartz substrate resulting in a finished structure as shown schematically in Fig. 8. Again, the reference numerals used in Fig. 8 have the same meaning as in the earlier drawings. I.e. the layers 10 comprise, in the preferred embodiment, a 3 nm thick layer of nanocrystalline silicon in SiO<sub>2</sub> and the layers 18 comprise layers of SiO<sub>2</sub>. Instead of using quartz as a support it is also possible to use a sapphire support or a silicon substrate, in which case a layer of silicon dioxide is first grown onto the silicon substrate to form the support, so that the bottom layer of each superlattice structure is now not a layer 10, but a layer of SiO<sub>2</sub> corresponding to the layer 16 in Fig. 4.

Alternatively, instead of using a quartz support and an SiO<sub>2</sub> layer 20 one can use a bulk silicon wafer in which holes or channels or recesses are formed, e.g. by etching.

A structure of the kind shown in Fig. 8 can be used for an optically pumped silicon device showing luminescence at a wavelength determined by the size of the nanocrystals in the silicon dioxide matrix and/or by the Si nanocrystal/SiO<sub>2</sub> interface states and/or by states defined by a rare earth element or compound used as a dopant in the structure. It is

namely possible, in all the structure described herein to use at least one rare earth element or at least one compound of rare earth element as a dopant. For example, the dopant can comprise erbium or erbium oxide which results in luminescence at a wavelength of 1.54  $\mu\text{m}$ . In order to achieve this luminescence, it is necessary to pump the structure either optically or electronically. In the optical case this would be done with radiation, for example broadband radiation, at a higher frequency (shorter wavelength) which is provided by the silicon nanocrystals and would stimulate the radiative transmissions of 1.54  $\mu\text{m}$  wavelength.

The doping can take different forms. For example, the doping can comprise small quantities of dopant material distributed throughout the layer system. Alternatively, thin layers of dopant can be deposited adjacent the layers 10 so that a dopant is present in the proximity of the nanocrystals. Also volume doping can be used in the layers 10 so that again dopants are in close proximity to the silicon nanocrystals.

The structure of Fig. 8 can also be further developed. One possibility for this would be to apply a mask to the structure of Fig. 8 covering over the superlattice structures but exposing the  $\text{SiO}_2$  material in the layer 20 surrounding the superlattice structures. Once the mask has been applied, the  $\text{SiO}_2$  regions could be selectively etched away to leave free standing superlattice pillars on the substrate. It is then conceivable that contacts could be applied to the top of the free-standing superlattice pillars and to the substrate 12 (if realised as conductive silicon, for example n-type Si) making it possible to supply charge carriers to the superlattice structure and to generate luminescence by an electrical technique.

A structure formed in this way could subsequently be split up into individual devices, each comprising one free-standing superlattice pillar and indeed the pillars could also be formed as elongate strips or bars.

Fig. 9 shows a way of incorporating a superlattice structure similar to that shown in Fig. 6 into a so-called MOS structure. Here, the support 12 is realised as a highly doped silicon substrate (crystalline silicon substrate of n-type) on which the superlattice structure is grown, with a layer 16 of SiO<sub>2</sub> at the interface between the support 12 and the lowermost layer 10 of the superlattice structure. Again the layers 12, 16, 10 and 18 are to be understood in accordance with the description previously given for layers identified by the same reference numerals. On top of the superlattice structure and after the high temperature annealing there is then deposited a light transmitting contact layer, for example of ITO (indium tin oxide, (InSnO)) or a transparent metallic layer such as gold. Leads such as 24 and 26 can then be bonded to the contact layers at the substrate and at the top layer 23.

Although the top layer of the superlattice structure shown in Fig. 9 is identified by the reference numeral 18, the top layer beneath the contact layer could also be a layer 10. Moreover, the number of periods of the superlattice layer shown in Fig. 9 is given purely by way of illustration, the number of layers actually present could be varied at will, as in the other embodiments involving the superlattice structures.

Finally, Fig. 10 shows a schematic drawing of a light emitting device in a configuration which is generally known per se, but is in this case adapted to use the superlattice structure of the invention.

More specifically, the schematic diagram of Fig. 10 shows a structure having the following layers, starting from the bottom. 28 is a contact layer provided on the bottom side of an n-type silicon support 12 on which a superlattice structure, identified here as SL (10, 18), is deposited, again with an interface layer 16 of SiO<sub>2</sub> provided between the n-Si layer and the superlattice structure 10, 18. The superlattice structure is then followed by a layer 30 of p-type Si which is extended upwardly in the central region to form a bar or stripe 32 of the same material. An insulator 34, for example SiO<sub>2</sub>, is then deposited on either side of the bar 32 above the layer 30 of p-type Si and the structure is then capped by an upper contact layer 36. By applying a potential difference across the layers 28 and 36 it is then possible to supply charge carriers to the superlattice structure 10, 18 and generate luminescence there, so that light leaves the superlattice structure in the region beneath the bar 32 as illustrated by the arrows 38.

When realised using SiO<sub>x</sub> as the thermally non-stable silicon compound and SiO<sub>2</sub> as the thermally stable silicon compound, the thickness of the SiO<sub>x</sub> and SiO<sub>2</sub> layers, their number, the composition of the SiO<sub>x</sub> layers (x between 0 and 2) and the thermal treatment process (time duration, temperature, temperature profile and the gases used during thermal treatment or the vacuum used during thermal treatment) can be varied to control:

- The size of the clusters or nanocrystals of silicon that are produced,
- the size distribution of the particles,

- the density of the clusters or nanocrystals within each layer containing clusters and nanocrystals,
- and thickness of the oxide barriers between the silicon clusters or nanocrystals.

Structures as described herein are expected to show optical gain and are suitable for use in light emitting applications. Moreover, the semiconductor structures described can be integrated into photonic or electronic structures and can in particular be integrated with other electronic circuits onto chips.

The structures can be doped with optically active atoms, in particular of rare earth elements, either during deposition or subsequently by ion implantation.

The above described method for the preparation of Si nanocrystals enables the control not only of the size but also of the density and the arrangements of the nanocrystals as well as and independent of the stoichiometry.

In one specific embodiment amorphous  $\text{SiO}_x/\text{SiO}_2$  super lattices were prepared by reactive evaporation of  $\text{SiO}$  powders in an oxygen atmosphere. The films were deposited on 4 inch (10cm) wafers in a conventional evaporation system with two symmetrically arranged evaporators. Rotation of the substrate enabled a high homogeneity over the whole wafer. Before evaporation the chamber was pumped down to  $1 \times 10^{-7}$  mbar. The substrate temperature was 100°C. In this example a constant stoichiometry of  $x \approx 1$  was used for the ultra thin  $\text{SiO}_x$  layers. The  $\text{SiO}$  layers where prepared

with thicknesses from 3 nm (sample A) to 1 nm (sample B) and with from 46 to 92 periods separated by SiO<sub>2</sub> layers of 3 nm and 2 nm to force the nanocrystals into a dense and layered arrangement. After deposition the samples were annealed at 1100°C for one hour under an N<sub>2</sub> atmosphere.

Using dark field conditions the upper limit of the nanocrystal sizes was estimated. The roughness of the interfaces was below 0.5 nm at both sides in the prepared films and thus resulted in a size distribution of  $3.3 \pm 0.5$  nm after annealing for sample A.

The upper limit of the nanocrystal size estimated from dark field images are less than 3.8 nm for sample A and less than 2.0 nm for sample B. No larger crystals were observed. By x-ray diffraction the average nanocrystal size was estimated using the Scherrer equation. The average size estimated from sample A was 3.4 nm ( $\pm 0.5$  nm) in good agreement with the above mentioned TEM results.

The nanocrystal sizes are controlled independently by using a layer thickness equal to or slightly below the desired crystal sizes.

Thus size control is realized by specifying the thickness of the active SiO layers, for example so they lie between 1 and 7 nm, which also limits the maximum size of the nanocrystals and strongly restricts the size distribution. The density of the nanocrystals can be adjusted by the thickness of the buffer SiO<sub>2</sub> layer. For example a thickness of approximately 3 nm is used. The position of the nanocrystal is controlled by that of the SiO layers in the growth direction and by selecting a specific area on the wafer by lithography.

This process enables the economic production of high density arrays of randomly oriented silicon nanoclusters or nanocrystals with a narrow size distribution. It is expected that the same approach of using a superlattice structure and ultrathin Si sub oxides as the active layer can be reproduced by different techniques such as reactive sputtering, chemical wafer deposition, or molecular beam epitaxy growth and will result in a similarly simple control for ordered arranged Si nanocrystals. Within the layer the density of the nanocrystals and the thickness of the surrounding oxide buffer can be controlled by the stoichiometry of the active  $\text{SiO}_x$  layer. The highest density of Si nanocrystals in this method seems to be achievable with values of  $x = 1$ .

Potential applications for this technique include light emitting structures based on silicon. In addition erbium (Er) doping of the structure shows a strong enhancement of the  $1.5 \mu\text{m}$  Er luminescence. This enhancement is a result of the coupled emission process of the silicon nanocrystals and  $\text{Er}^{3+}$  ions in the vicinity of the nanocrystal, which can be of interest for small size and low cost Er amplifiers.

**CLAIMS**

1. A method of manufacturing a semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form in a matrix of a silicon compound, characterised by the steps of
  - a) depositing a layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm on a support and
  - b) thermal treatment at a temperature sufficient to carry out a phase separation to obtain the clusters or nanocrystals of silicon in a matrix of thermally stable silicon compound.
2. A method in accordance with claim 1, characterised in that said thermal treatment comprises heating said deposited layer or said semiconductor structure to a temperature at or above the crystallisation temperature ( $T_c$ ).
3. A method in accordance with claim 1, characterised in that said thermal treatment comprises rapid thermal annealing, i.e. rapid heating once or repeatedly with subsequent cooling after each heating phase.

4. A method in accordance with any one of the preceding claims, characterised in that  
the support is provided, at least at the interface to the deposited layer, with a layer of a thermally stable silicon compound or of at least one rare earth compound.
5. A method in accordance with any one of the preceding claims, characterised in that  
a further layer of a thermally stable silicon compound or of at least one rare earth compound is deposited onto the thermally non-stable silicon compound layer.
6. A method in accordance with claim 5, characterised in that  
an alternating sequence of deposited layers of thermally non-stable and thermally stable silicon compounds, optionally with further intermediate layers, is produced.
7. A method in accordance with claim 6, characterised in that  
the alternating sequence is realised as a superlattice.
8. A method in accordance with either one of the claims 6 or 7, characterised in that  
said layer sequence is formed in at least one spatially bounded region of a structure, for example of a photonic or optical structure.

9. A method in accordance with claim 8,  
characterised in that  
the material of the structure surrounding said region is subsequently removed, e.g. by etching to form a free standing layer sequence.
10. A method in accordance with one of the preceding claims,  
characterised in that  
the semiconductor structure contains at least one element or compound of the group of rare earth elements, for example erbium or erbium oxide in particular in the vicinity of the clusters or nanocrystals.
11. A method in accordance with any one of the preceding claims,  
characterised in that  
one or more silicon compound layers are doped with at least one element or compound of the group of rare earth elements, for example by implantation or during generation of any of the layers.
12. A method in accordance with one of the preceding claims,  
characterised in that  
the mean size and the mean spacing of the clusters or of the nanocrystals are set via the stoichiometry of the thermally non-stable compound, i.e. by the value of  $x$  with  $0 < x < 2$  when the thermally non-stable compound is  $\text{SiO}_x$ .
13. A method in accordance with any one of the preceding claims,  
characterised in that

the mean size and the mean spacing of the clusters or of the nanocrystals are set by the temperature characteristic of the thermal treatment and also by the environmental conditions which are used, for example the gases that are used, for example forming gas/nitrogen/argon, or the vacuum conditions.

14. A method in accordance with any one of the preceding claims, characterised in that  
the structure which is produced is integrated into an electronic structure which is suitable for supplying charge carriers into the clusters or nanocrystals or to inject charge carriers into the clusters or nanocrystals.
15. A method in accordance with any one of the preceding claims, characterised in that  
the deposition of the layer or layers on the support is carried out by any one of the methods of the group comprising: chemical vapour deposition, low pressure chemical vapour deposition, evaporation of SiO<sub>x</sub> powders in oxygen-containing atmospheres, sputtering, reactive sputtering, pulsed laser deposition and molecular beam epitaxy.
16. A method in accordance with any one of the preceding claims, characterised in that,  
SiO<sub>x</sub> with 0 < x < 2 is selected for the thermally non-stable silicon compound.
17. A method in accordance with any one of the preceding claims,

characterised in that  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  is selected as the thermally stable silicon compound.

18. A semiconductor structure comprising clusters and/or nanocrystals of silicon which are present in distributed form in a matrix of a silicon compound,

characterised in that

the clusters and/or nanocrystals of silicon have a height in the range between 0.5 nm and 20 nm, especially between 1 nm and 10 nm and in particular between 1 nm and 7 nm and lateral dimensions in the same range and are separated from one another by a thermally stable silicon compound matrix material, with the mean spacing (surface to surface) between adjacent clusters and/or nanocrystals lying in the range between 0.5 nm and 100 nm, and in that the matrix of thermally stable silicon compound containing the clusters and/or nanocrystals of silicon is provided on a support and has a thickness in the range from 0.5 nm to 20 nm, with the clusters or nanocrystals being substantially coplanar.

19. A semiconductor structure in accordance with claim 18,

characterised in that

the support consists, at least at the interface to the deposited layer, of a thermally stable silicon compound or of at least one rare earth compound.

20. A semiconductor structure in accordance with claim 19,

characterised in that

said support comprises a substrate of quartz or any other thermally stable insulating material capable of withstanding thermal treatment at temperatures of the order of magnitude of 700°C or higher.

21. A semiconductor structure in accordance with claim 19,  
characterised in that  
the support comprises a silicon substrate or a sapphire substrate having the thermally stable silicon compound or at least one rare earth compound at the interface to the layer containing the Si clusters and/or nanocrystals of silicon.
22. A semiconductor structure in accordance with one of the preceding claims 18 to 21,  
characterised in that  
a further layer of a thermally stable silicon compound or of at least one rare earth compound is present on the side of said layer containing the clusters and/or nanocrystals of silicon remote from said support.
23. A semiconductor structure in accordance with one of the preceding claims 18 to 22,  
characterised in that  
there is an alternating sequence of deposited layers of thermally stable silicon compounds and layers comprising a matrix of a thermally stable silicon compound with clusters and/or nanocrystals of silicon present therein in distributed form.
24. A semiconductor structure in accordance with claim 23,

characterised in that

said alternating sequence includes further intermediate layers.

25. Semiconductor structure in accordance with claim 23 or 24,  
characterised in that  
the alternating sequence is realised as a superlattice structure.
26. A semiconductor structure in accordance with any one of claims 23,  
24 or 25,  
characterised in that  
said alternating sequence is formed in at least one spatially bounded  
region of a structure, for example of a photonic or optical structure.
27. A semiconductor structure in accordance with any one of the claims  
23, 24 or 25,  
characterised in that  
said alternating sequence is present as a free-standing layer se-  
quence on said support.
28. A semiconductor structure in accordance with one of the preceding  
claims 18 to 27,  
characterised in that  
it contains at least one element or compound of the group of rare  
earth elements, for example erbium or erbium oxide.
29. A semiconductor structure in accordance with any one of the pre-  
ceding claims,  
characterised in that

said element or compound of the rare earths is present in said layers of thermally stable silicon compound and/or in said layers of thermally stable silicon compound containing clusters and/or nanocrystals of silicon present therein in distributed form.

30. A semiconductor structure in accordance with one of the preceding claims 18 to 29,  
characterised in that  
it is integrated into an electronic structure for supplying charge carriers to the clusters or nanocrystals or to inject charge carriers into the clusters or nanocrystals.
31. A semiconductor structure comprising at least one layer of a thermally non-stable silicon compound having a layer thickness in the range between 0.5 nm and 20 nm on a support capable of withstanding temperatures of at least 700°C, wherein at least an interface between said support and said thermally non-stable silicon compound layer comprises a thermally stable silicon compound or at least one rare earth compound.
32. A semiconductor structure in accordance with claim 31, wherein a plurality of layers of said thermally non-stable silicon compound are provided on said support and are respectively separated by layers of a thermally stable silicon compound.
33. A semiconductor structure in accordance with any one of the preceding claims 18 to 31, wherein said matrix comprises silicon dioxide.

34. A semiconductor structure in accordance with any one of the preceding claims, wherein said layer or layers of thermally stable silicon compound comprise silicon dioxide or silicon nitride.
35. Semiconductor structure in accordance with any one of the preceding claims, wherein said thermally non-stable silicon compound comprises  $\text{SiO}_x$  with  $0 < x < 2$ .

1/4





FIG. 1

FIG. 2



2/4

FIG. 3




FIG. 4





FIG. 5



3 / 4

FIG. 6




FIG. 7





FIG. 8



4 / 4

FIG. 9





FIG. 10



## INTERNATIONAL SEARCH REPORT

Int'l Application No  
PCT/EP 02/00860

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L21/20 H01L33/00 H01L21/316 C23C16/40

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L C23C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>DATABASE INSPEC 'Online! INSTITUTE OF ELECTRICAL ENGINEERS, STEVENAGE, GB; YU LIANG ET AL: "The mechanism of formation and photoluminescence of Si quantum dots embedded in amorphous SiO<sub>2</sub>/sub 2/ matrix" Database accession no. 7147919 XP002199755 abstract &amp; FOURTH INTERNATIONAL CONFERENCE ON THIN FILM PHYSICS AND APPLICATIONS, SHANGHAI, CHINA, 8-11 MAY 2000, vol. 4086, pages 174-177, Proceedings of the SPIE - The International Society for Optical Engineering, 2000, SPIE-Int. Soc. Opt. Eng., USA ISSN: 0277-786X</p> <p style="text-align: center;">-/-</p>	1,2,4,5, 8,9, 12-22, 30-35

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

## Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
23 May 2002	03/07/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax. (+31-70) 340-3016	Authorized officer  Wolff, G

## INTERNATIONAL SEARCH REPORT

Int'l Application No

PCT/EP 02/00860

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>ECKSTEIN W ET AL: "MODELING OF THE FORMATION AND PROPERTIES OF NANOCRYSTALS IN INSULATOR MATRICES (SiO<sub>2</sub>:Si,ZrO<sub>2</sub>(Y):Zr) PRODUCED BY ION IMPLANTATION"            ION IMPLANTATION TECHNOLOGY. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, XX, XX,            17 September 2000 (2000-09-17), pages            757-760, XP001069072            page 757 -page 758</p>	1-5, 8, 9, 12-22, 30-35
X	<p>EP 0 853 334 A (MATSUSHITA ELECTRONICS CORP ;MATSUSHITA ELECTRIC IND CO LTD (JP))            15 July 1998 (1998-07-15)            * First and Eleventh Embodiments *</p>	18-27, 29, 30
A	<p>US 5 354 707 A (CHAPPLE-SOKOL JONATHAN D ET AL) 11 October 1994 (1994-10-11)            figure 2</p>	1-35

## INTERNATIONAL SEARCH REPORT

Int'l. Application No

PCT/EP 02/00860

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
EP 0853334	A 15-07-1998	JP	3196644 B2	06-08-2001
		JP	9275075 A	21-10-1997
		JP	10160574 A	19-06-1998
		AU	709692 B2	02-09-1999
		AU	5181698 A	07-01-1998
		EP	0853334 A1	15-07-1998
		US	6239453 B1	29-05-2001
		AU	728975 B2	25-01-2001
		AU	5014999 A	25-11-1999
		CA	2228507 A1	24-12-1997
		CN	1196828 A	21-10-1998
		WO	9749119 A1	24-12-1997
		RU	2152106 C1	27-06-2000
		US	2001000335 A1	19-04-2001
		JP	10214995 A	11-08-1998
US 5354707	A 11-10-1994	US	5293050 A	08-03-1994
		EP	0617472 A2	28-09-1994
		JP	2559999 B2	04-12-1996
		JP	6326359 A	25-11-1994

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**